

LCFC

NM_B681 M/B Schematics Document


AMD FP5 Raven Ridge SoC with DDRIV

AMD R17M-P1-50/R18M-M2-60

2017-09-6

REV: 1.0

Vinatifix.com

Security Classification		LC Future Center Secret Data		Title			
Issued Date	2013/08/15	Deciphered Date	2013/08/15	Cover Page			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANYTHIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size	Document Number	Rev	
				Custom	330ARR	1.0	
				Date:	Friday, March 23, 2018	Sheet 1 of 52	

PRT06
0 0402 5%
SD02800008J

NEC_UMA@

PRT06
540 0402NEW_30%
SL20000220J

NEC_R17@

PRT06
0 0402 5%
SD02800008J

NEC_R18@

PRT07
0 0402 5%
SD02800008J

NEC_UMA@

PRT07
540 0402NEW_30%
SL20000220J

NEC_R17@

PRT07
540 0402NEW_30%
SL20000220J

NEC_R18@

PRT08
0 0402 5%
SD02800008J

NEC_UMA@

PRT08
540 0402NEW_30%
SL20000220J

NEC_R17@

PRT08
540 0402NEW_30%
SL20000220J


NEC_R18@

PR609
18.7K 0402 1%
SD03418728J

R18@

R18 LL=1mohm,PR609=18.7K
R17 LL=0.6mohm,PR609=31.6K

Title		
<Title>		
Size	Document Number	Rev
A	<Doc>	1.0
Date: Friday, March 23, 2018		Sheet 1 of 1



<div>power plane</div> <div>State</div>	<div>B+ (+20VSB)</div> <div>+3VL</div> <div>+5VLP</div>	<div>+5VALW</div> <div>+3VALW (+3VALW_APU)</div> <div>+1.8VALW</div> <div>+0.9VALW</div>	<div>+1.2V</div>	<div>+5VS</div> <div>+3VS</div> <div>+1.8VS</div> <div>+0.9VS</div> <div>+0.6VS</div> <div>+2.5VS</div> <div>+VDDC_VDD</div> <div>+VDDCR_SOC</div> <div>+VDDC</div> <div>+VDDCI</div> <div>+3VGS</div> <div>+1.8VGS</div> <div>+1.35VGS</div>
S0	○	○	○	○
S3	○	○	○	✗
S5 S4/AC	○	○	✗	✗
S5 S4/ Battery only	○	✗	✗	✗
S5 S4/AC & Battery don't exist	✗	✗	✗	✗

STATE \ SIGNAL	SLP_S3#	SLP_S5#	+VALW	+V	+VS	Clock
S0 (Full ON)	HIGH	HIGH	ON	ON	ON	ON
S1 (Power On Suspend)	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)	LOW	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)	LOW	LOW	ON	OFF	OFF	OFF
S5 (Soft OFF)	LOW	LOW	ON	OFF	OFF	OFF

	SOURCE	Device
TP_I2C0_SCL	APU	Touch Pad
TP_I2C0_SDA	+3VALW	+3VS

Device	Address
Elan: SA469 D 22 HA 69x104x1 0	?
Synaptics: T M P3255 008 69x104x1 0	?

	SOURCE	GPU	BATT	IT8586	SODIMM	WLAN	Thermal Sensor	APU	Charger	PMIC
EC_SMB_CK1 EC_SMB_DA1	IT8586 +3VL	X	V		X	X	X	X	V	X
EC_SMB_CK2 EC_SMB_DA2	IT8586 +3VL	X	X		X	X	V +3VS	X	X	V
EC_SMB_CK3 EC_SMB_DA3	IT8586 +3VS	V +3VS_VGA	X		X	X	X	V	X	X
APU_SCLK0 APU_SDATA0	APU +3VS	X	X	X	V	V	X		X	X

Device	Address
Battery	?
Charger	0001 0010 b


Device	Address
PMIC	0X34
Thermal Sensor	1001_100xb(reserve)


Device	Address
GPU	0x41(default)
APU SB-TSI	releate to F3x1E4[SbiAddr] or Address Select Pins setting


Device	Address
DDR4 SO-DIMM	?
WLAN	RSVD


HSIO	Port	Device
GPP	0	WLAN
	1	LAN
	2	N/A
	3	N/A
	4	N/A
	5	N/A
	6	HDD
	7	ODD
GFX	0	GPU
	1	
	2	
	3	
	4	
	5	
	6	
	7	
USB3.0	0	N/A
	1	Type C
	2	LEFT USB (3.0) lower
	3	LEFT USB (3.0) upper
	4	N/A
USB2.0	0	Card Reader
	1	Type C
	2	LEFT USB (3.0) lower
	3	LEFT USB (3.0) upper
	4	USB HUB(Camera,FP,Touch)
	5	BT



VRAM


Security Classification		LC Future Center Secret Data		Title		
Issued Date	2013/08/15	Deciphered Date	2013/08/15	Notes List		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF E&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Document Number Custom 330ARR		Rev 1.0
				Date: Friday, March 23, 2018		Sheet 3 of 52

















Security Classification		LC Future Center Secret Data		Title	
Issued Date		2013/08/15	Deciphered Date	2013/08/15	FP5 CAM
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</p>					
Size	Document Number				Rev
	330ARR				1.0
Date:	Friday, March 23, 2018			Sheet	10 of 52







STRAP PINS	SYS_RESET#
PCH_SPI_CLK	1:USE 48MHZ CRYSTAL CLOCK AND GENERATE BOTH INTERNAL AND EXTERNAL CLOCKS (DEFAULT) 0:USE 100MHZ PCIE CLOCK AS REFERENCE CLOCK AND GENERATE INTERNAL CLOCKS ONLY
SYS_RESET#	1:NORMAL RESET MODE (DEFAULT) 0:SHORT RESET MODE

LPC ROM EMULATOR HEADER




RC3152 RC3153 should be put on APU side to reduce stub when MP





for MEM_MB_RST# overshoot issue




Layout Note: Place near JDDR1


follow CRB 1pcs 4.7uf + 1pcs 0.1uf




follow CRB 1pcs 1uf + 2pcs 0.1uf + 1pcs 180pf



follow CRB 6pcs 0.1uf



follow CRB 1pcs 1uf + 2pcs 0.1uf + 1pcs 180pf



Swap Table

Pin Name	Net Name
DQ0	DDR4_DQ6
DQ1	DDR4_DQ5
DQ2	DDR4_DQ2
DQ3	DDR4_DQ3
DQ4	DDR4_DQ4
DQ5	DDR4_DQ0
DQ6	DDR4_DQ1
DQ7	DDR4_DQ7
DQS#0	DDR4_DQS#0
DQS0	DDR4_DQS0
DQ8	DDR4_DQ13
DQ9	DDR4_DQ9
DQ10	DDR4_DQ14
DQ11	DDR4_DQ10
DQ12	DDR4_DQ12
DQ13	DDR4_DQ8
DQ14	DDR4_DQ15
DQ15	DDR4_DQ11
DQS#1	DDR4_DQS#1
DQS1	DDR4_DQS1
DQ16	DDR4_DQ20
DQ17	DDR4_DQ21
DQ18	DDR4_DQ22
DQ19	DDR4_DQ19
DQ20	DDR4_DQ16
DQ21	DDR4_DQ17
DQ22	DDR4_DQ23
DQ23	DDR4_DQ18
DQS#2	DDR4_DQS#2
DQS2	DDR4_DQS2
DQ24	DDR4_DQ28
DQ25	DDR4_DQ29
DQ26	DDR4_DQ31
DQ27	DDR4_DQ27
DQ28	DDR4_DQ24
DQ29	DDR4_DQ25
DQ30	DDR4_DQ30
DQ31	DDR4_DQ26
DQS#3	DDR4_DQS#3
DQS3	DDR4_DQS3
DQ32	DDR4_DQ37
DQ33	DDR4_DQ33
DQ34	DDR4_DQ34
DQ35	DDR4_DQ38
DQ36	DDR4_DQ32
DQ37	DDR4_DQ36
DQ38	DDR4_DQ35
DQ39	DDR4_DQ39
DQS#4	DDR4_DQS#4
DQS4	DDR4_DQS4
DQ40	DDR4_DQ44
DQ41	DDR4_DQ40
DQ42	DDR4_DQ47
DQ43	DDR4_DQ43
DQ44	DDR4_DQ41
DQ45	DDR4_DQ45
DQ46	DDR4_DQ46
DQ47	DDR4_DQ42
DQS#5	DDR4_DQS#5
DQS5	DDR4_DQS5
DQ48	DDR4_DQ48
DQ49	DDR4_DQ49
DQ50	DDR4_DQ55
DQ51	DDR4_DQ50
DQ52	DDR4_DQ52
DQ53	DDR4_DQ53
DQ54	DDR4_DQ54
DQ55	DDR4_DQ51
DQS#6	DDR4_DQS#6
DQS6	DDR4_DQS6
DQ56	DDR4_DQ60
DQ57	DDR4_DQ56
DQ58	DDR4_DQ63
DQ59	DDR4_DQ59
DQ60	DDR4_DQ61
DQ61	DDR4_DQ62
DQ62	DDR4_DQ58
DQ63	DDR4_DQ62
DQS#7	DDR4_DQS#7
DQS7	DDR4_DQS7

SPD Address = A2H

Power-Up/Down Sequence

"Topaz" has the following requirements with regards to power-supply sequencing to avoid damaging the ASIC:

All the ASIC supplies must reach their respective nominal voltages within 20 ms of the start of the ramp-up sequence, though a shorter ramp-up duration is preferred. The maximum slew rate on all rails is 50 mV/μ s.


It is recommended that the 3.3-V rail ramp up first. The 3.3-V, 1.8-V, and 0.95-V rails must reach their ready state at least 10 μ s before VDDC, VDDCI, and VMEMIO start to ramp up.




The power rails that are shared with other components on the system should be gated for the dGPU so that when the dGPU is powered down (for example AMD PowerXpress idle state), all the power rails are removed from the dGPU. The gate circuits must meet the slew rate requirement (such as ≤ 50 mV/μ s).


For power down, reversing the ramp-up sequence is recommended.

VRAM ID config


GPU	Memory Type		BOARD_CONFIG[2:0] DBGDATA_[5..3]	VRAM ID PS_3[3:1]	Stuff R
R17M-P1-50	8Gb GDDR5	Samsung K4G80325FB-HC28 6.0Gbps@1.35V	000	NA	RV1307 RV1304 RV1298
	256M x 32 (UV3/UV4)	Hynix H5GC8H24MJR-R0C 6.0Gbps@1.35V	001	NA	RV1307 RV1304 RV1297
		Micron MT51J256M32HF-70:A 6.0Gbps@1.35V	010	NA	RV1307 RV1303 RV1298
R18M-M2-60	8Gb GDDR5	Samsung K4G80325FB-HC28 6.0Gbps@1.35V	NA	000	RV1415 (NC) RV1418 (4.75K)
	256M x 32 (UV3/UV4)	Hynix H5GC8H24MJR-R0C 6.0Gbps@1.35V	NA	001	RV1415 (8.45K) RV1418 (2K)
		Micron MT51J256M32HF-70:A 6.0Gbps@1.35V	NA	010	RV1415 (4.53K) RV1418 (2K)






Security Classification		LC Future Center Secret Data		Title			
Issued Date	2016/08/16	Deciphered Date	2017/08/15	R17M-P1-50_PCIE			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT WRITTEN CONSENT OF LC FUTURE CENTER.				Size	Document Number	Rev	
				3	330ARR	1.0	
Date:				Friday, March 23, 2018	Sheet	17 of 52	






Vinafix.com


Vinafix.com

Security Classification		LC Future Center Secret Data		Title			
Issued Date	2016/08/16	Deciphered Date	2017/08/15	R17M-P1-50_Sequence			
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</small>				Size	Document Number	Rev	
				Custom	330ARR	1.0	
Date:				Friday, March 23, 2018	Sheet	25	of 52


LCD POWER CIRCUIT




APU output enable $V_{oh\ min}$ is 1.8V-0.45V=1.35V



Need Short




CMOS Camera




Touch Screen

Touch Screen





For EMI












For ESD

B+ to +LEDVDD POWER







AUX don't pull high and pull low for eDP panel











LEFT SIDE USB3.0 PORT x2





EMC



EMC







For USB Debug Function




USBDEBUG	Kernel debug
Set Logon	Set Logon
Set Logout	Set Logout

UART_P80_EN	POST 80
Set Logon	Set Logon
Set Logout	Set Logout





OE#	S	FUNCTION
0	0	DISABLE
1	1	ENABLE
2	2	ENABLE















Vinafix.com

Security Classification		LC Future Center Secret Data		Title			
Issued Date		2016/08/16	Deciphered Date		2017/08/15		Blank
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</p>							
Size	Document Number				Rev		
B	330ARR				1.0		
Date:		Friday, March 23, 2018		Sheet	30	of	52

for USB HUB update to OHY50, manual modify PN to GL850G-OHY50











Security Classification		LC Future Center Secret Data		Title		
Issued Date	2013/08/15	Deciphered Date	2013/08/15	USB HUB		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size	Document Number 330ARR	
				Date:	Friday, March 23, 2018	Sheet 31 of 52 Rev 1.0



Security Classification	LC Future Center Secret Data		
Issued Date	2013/08/08	Deciphered Date	2013/08/08
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</p>			


Title			
LAN_RTL8111GUL			
Size	Document Number	Rev	
Custom	330ARR	1.0	
Date:	Friday, March 23, 2018	Sheet	32 of 52






REMOTE+/-_R, REMOTE1+/-, REMOTE2+/-:
Trace width/space:10/10 mil
Trace length:<8"

SMSC thermal sensor placed near DIMM










HW thermal sensor




over temperature threshold:
RSET=3*RTMH
92+/-30C
Hysteresis temperature threshold.
RHYST=(RSET*RTML)/(3*RTML-RSET)
56+/-30C


FAN Conn



Security Classification		LC Future Center Secret Data				Title			
Issued Date		2013/08/08		Deciphered Date		2013/08/05			
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</p>									
Size		Document Number		330ARR				Rev	
Date:		Friday, March 23, 2018				Sheet 34 of 52		1.0	













Mini-Express Card(WLAN/WiMAX)






Analog power for mixers, & IO ports

Power supply for full-bridge left/Right channel






8/16 Update Audio Jack P/N SP011509163 wei

Audio Jack




8/16 Update Audio Jack P/N DC021608101 wei



Security Classification		LC Future Center Secret Data		Title					
Issued Date		2016/08/16		Deciphered Date				2017/08/15	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Cardreader					
				Size Custom		Document Number		Rev 1.0	
						330ARR			
Date:				Friday, March 23, 2018		Sheet 37 of 52			



SATA HDD Conn.





FOR 15"
SATA ODD FFC Conn

SATA 15 ODD P/N pin assign is different from G SKL


+5VS to +5V_ODD




Security Classification		LC Future Center Secret Data				Title											
Issued Date		2013/08/08		Deciphered Date		2013/08/05				HDD/ODD CONN							
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.										Size		Document		Number		Rev	
														330ARR		1.0	
Date:										Friday, March 23, 2018		Sheet		38		of 52	




ON/OFF switch




K/B Connector




Finger Print Connector




Novo button





LID switch




KB Backlight Connector



TP/B Connector




+1.8VALW to +1.8VS




20VSB will change to 6V in DC mode, careful the Res divide voltage

+3VALW to +3VALW APU








```
reserve to cut off APU 3VALW when clear CMOS
```

$+0.9V$ to $+0.9VS$





For DisCharge







WLAN Standoff



USB3.0 Shielding



DDR4 Shielding

Security Classification		LC Future Center Secret Data		Title		
Issued Date	2013/08/08	Deciphered Date	2013/08/05	Hole		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size B	Document Number	330ARR
				Date:	Friday, March 23, 2018	Sheet 42 of 52

UL1 8111H@
RTL8111H-CG
SA000074W00
LAN Chip

UC2 UC2 UC2
RAVEN RIDGE YM2700C4T4MFBA
R7@ SA00008QB10
RAVEN RIDGE YM2500C4T4MFBA
R5@ SA00008QA10
RAVEN RIDGE YM2200C4T2OFB
R3@ SA00008UR10
APU type

UV1 R17@ UV1 R18@
216-0905018-C3_FCBGA769
SA00008DT20
216-0915006_FCBGA769
SA00008XC00
GPU

ZZZ3 HDMI@
HDMI PN
R000000040J
HDMI Royalty

ZZZ9 DRAM_S4G@ ZZZ2 DRAM_M4G@ ZZZ7 DRAM_H4G@
Samsung X7645A12004
Micron X7645A12006
Hynix X7645A12005
DRAM X76 BOM

ZZZ5 S8GX2@ ZZZ8 H8GX2@ ZZZ12 M8GX2@ ZZZ4 S8GX2R18@ ZZZ6 H8GX2R18@ ZZZ10 M8GX2R18@
Samsung X7645A12002
Hynix X7645A12001
Micron X7645A12003
Samsung X7645A12009
Hynix X7645A12007
Micron X7645A12008
VRAM X76 BOM

UD1 MD_S8Gb@ UD2 MD_S8Gb@ UD3 MD_S8Gb@ UD4 MD_S8Gb@ RC1608 MD_S8Gb@ RC1609 MD_S8Gb@
K4A8G165WC-BCTD SA00008PE00
K4A8G165WC-BCTD SA00008PE00
K4A8G165WC-BCTD SA00008PE00
K4A8G165WC-BCTD SA00008PE00
10K 0402 5% SD02810028J
2K 0402 5% SD02820018J
DRAM_Samsung 4G

UV3 S8G_VR@ UV4 S8G_VR@ RV1307 S8G_VR@ RV1304 S8G_VR@ RV1298 S8G_VR@
K4G80325FB-HC28 SA000081C00
K4G80325FB-HC28 SA000081C00
5.1K 0402 5% SD02851018J
5.1K 0402 5% SD02851018J
5.1K 0402 5% SD02851018J
VRAM_Samsung 8GX2

UD1 MD_H8Gb@ UD2 MD_H8Gb@ UD3 MD_H8Gb@ UD4 MD_H8Gb@ RC1610 MD_H8Gb@ RC1607 MD_H8Gb@
H5AN8G6NAFR-UHC SA00007X200
H5AN8G6NAFR-UHC SA00007X200
H5AN8G6NAFR-UHC SA00007X200
H5AN8G6NAFR-UHC SA00007X200
10K 0402 5% SD02810028J
10K 0402 5% SD02810028J
DRAM_Hynix 4G

UV3 H8G_VR@ UV4 H8G_VR@ RV1307 H8G_VR@ RV1304 H8G_VR@ RV1297 H8G_VR@
H5GC8H24MJR-R0C SA000081600
H5GC8H24MJR-R0C SA000081600
5.1K 0402 5% SD02851018J
5.1K 0402 5% SD02851018J
5.1K 0402 5% SD02851018J
VRAM_Hynix 8GX2

UD1 MD_M8Gb@ UD2 MD_M8Gb@ UD3 MD_M8Gb@ UD4 MD_M8Gb@ RC1610 MD_M8Gb@ RC1608 MD_M8Gb@
MT40A512M16LY-075:E SA00008F930
MT40A512M16LY-075:E SA00008F930
MT40A512M16LY-075:E SA00008F930
MT40A512M16LY-075:E SA00008F930
10K 0402 5% SD02810028J
10K 0402 5% SD02810028J
DRAM_Micron 4G

UV3 M8G_VR@ UV4 M8G_VR@ RV1307 M8G_VR@ RV1303 M8G_VR@ RV1298 M8G_VR@
MT51J256M32HF-70:A SA000081700
MT51J256M32HF-70:A SA000081700
5.1K 0402 5% SD02851018J
5.1K 0402 5% SD02851018J
5.1K 0402 5% SD02851018J
VRAM_Micron 8GX2

RC1609 DIMM_ONLY@ RC1607 DIMM_ONLY@
2K 0402 5% SD02820018J
10K 0402 5% SD02810028J
DIMM ONLY


UV3 S8G_VRR18@ UV4 S8G_VRR18@ RV1418 S8G_VRR18@
K4G80325FB-HC28 SA000081C00
K4G80325FB-HC28 SA000081C00
4.75K 0402_1% SD03447516J
VRAM_Samsung 8GX2 R18


ZZZ13
PCB PN
DAZ18700100
PCB_MB





UV3 H8G_VRR18@ UV4 H8G_VRR18@ RV1415 H8G_VRR18@ RV1418 H8G_VRR18@
H5GC8H24MJR-R0C SA000081600
H5GC8H24MJR-R0C SA000081600
8.45K 0402_1% SD000011R00
2K 0402 1% SD03420018J
VRAM_Hynix 8GX2 R18

UV3 M8G_VRR18@ UV4 M8G_VRR18@ RV1415 M8G_VRR18@ RV1418 M8G_VRR18@
MT51J256M32HF-70:A SA000081700
MT51J256M32HF-70:A SA000081700
4.53K 0402 1% SD03445316J
2K 0402 1% SD03420018J
VRAM_Micron 8GX2 R18


Vinafix.com

Security Classification		LC Future Center Secret Data		Title		
Issued Date	2013/08/15	Deciphered Date	2013/08/15	Power sequence Block		
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D OR DISCLOSED EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</small>				Size	Document Number	
				Custom	330G-ARR	1.0
Date: Friday, March 23, 2018				Sheet 24		of 85






EC_ON pull high reserve at EC,
no need mirror code--enable=3.3V normal mode




3VALW:
TDC=6A
OCP=8A
OVP=120%
Fsw=500KHz
5VALW:
TDC=8A
OCP=10A
OVP=120%
Fsw=500KHz

PTC
(DC/DC FET protection)

PRT08_NEC_R17 R18 part on PTC,NEC_UMA part on 0ohm
PRT07:NEC_R17 R18 part on PTC,NEC_UMA part on 0ohm
PRT06:NEC_R17part on PTC,NEC_R18 UMA part on 0ohm


Security Classification		LC Future Center Secret Data		Title	
Issued Date		Deciphered Date		PWR_3VALW/5VALW	
2015/08/20		2016/08/20			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					
Size		Document Number		330G-ARR	
Date		Friday, March 23, 2018		Rev 1.0	
Sheet		49		of 53	



0.9V:
0.9VS/VDDP=4A
TDC=5A
OCP=10A
OVP=120%
Fsw=11M

1.8VALW:
APU_VDD18+GPU_VDD18=2A+1A=3A(TDC)
TDC=3A
OCP=6A
OVP=120%
Fsw=11M

1.2V:
VDDIO MEM_S3=6A DRAM=7A
TDC=10A
OCP=20A
OVP=120%
Fsw=11M

Security Classification		LC Future Center Secret Data			Title		
Issued Date		2014/02/20	Deciphered Date	2014/02/20	System PMIC		
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</p>							
Size		Document Number		A2		330G-ARR	
Date		Friday, March 23, 2018		Sheet		50 of 53	
						Rev 1.0	

